

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/461,643	12/14/1999	KEITH DOW	10559/108001	4089
20985	7590 01/07/2004		EXAMINER	
FISH & RICHARDSON, PC 12390 EL CAMINO REAL			LEE, CHRISTOPHER E	
SAN DIEGO, CA 92130-2081			ART UNIT	PAPER NUMBER
	,		2112	011
			DATE MAILED: 01/07/2004	24

Please find below and/or attached an Office communication concerning this application or proceeding.

Ec

				\cap			
		Application No.	Applicant(s)	B			
Office Action Summary		09/461,643	DOW, KEITH	•			
		Examiner	Art Unit				
		Christopher E. Lee	2112				
Period fo	The MAILING DATE of this communication ap or Reply	opears on the cover sheet with the	correspondence address				
THE - Exte after - If the - If NC - Failu - Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period reply within the set or extended period for reply will, by stature to reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be apply within the statutory minimum of thirty (30) did will apply and will expire SIX (6) MONTHS froute, cause the application to become ABANDON	timely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).				
1)⊠	Responsive to communication(s) filed on 19	December 2003.					
2a)⊠	This action is FINAL . 2b) Thi	s action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims		•				
4)⊠	Claim(s) <u>1,3-8,10-14,16-20,23 and 24</u> is/are	pending in the application.	•				
	4a) Of the above claim(s) is/are withdr	awn from consideration.					
5)□	Claim(s) is/are allowed.		•				
	Claim(s) <u>1,3-8,10-14,16-20,23 and 24</u> is/are rejected.						
• —	Claim(s) is/are objected to.						
8)∐	Claim(s) are subject to restriction and	or election requirement.					
Applicat	ion Papers						
9)[The specification is objected to by the Examir	ner.					
10)	The drawing(s) filed on is/are: a) ac	ccepted or b) dobjected to by the	Examiner.	•			
	Applicant may not request that any objection to the	- · ·					
	Replacement drawing sheet(s) including the corre).			
,	The oath or declaration is objected to by the B	Examiner. Note the attached Office	ce Action or form PTO-152.				
	under 35 U.S.C. §§ 119 and 120		•				
	Acknowledgment is made of a claim for foreignal All b) Some * c) None of: 1. Certified copies of the priority document		(a)-(d) or (f).				
* (2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bure See the attached detailed Office action for a list 	iority documents have been recei au (PCT Rule 17.2(a)).	ved in this National Stage				
13)∐ A s 3	Acknowledgment is made of a claim for domes ince a specific reference was included in the for CFR 1.78.	stic priority under 35 U.S.C. § 119 irst sentence of the specification	(e) (to a provisional application or in an Application Data Shee				
14) 🗌 A	 The translation of the foreign language p Acknowledgment is made of a claim for domes eference was included in the first sentence of 	stic priority under 35 U.S.C. §§ 12	0 and/or 121 since a specific				
Attachmen	et(s)						
2) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) D Notice of Informal	ry (PTO-413) Paper No(s) Patent Application (PTO-152)				

Art Unit: 2112

Page 2
RCE Final Office Action

DETAILED ACTION

Receipt Acknowledgement

1. Receipt is acknowledged of the Response filed on 19th of December 2003. No Claim has been amended; no claim has been canceled; and no claim has been newly added since the last Office Action was mailed on 20th of October 2003. Currently, claims 1, 3-8, 10-14, 16-20, 23 and 24 are pending in this application.

Claim Rejections - 35 USC § 103

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Claims 1, 4-8, 11-14, 16-20, 23 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art [hereinafter AAPA] in view of Perino et al. [US 6,160,716 A; hereinafter Perino].

Referring to claim 1, AAPA discloses a computer system 100 (Fig. 1) comprising: processor (i.e., CPU 105 of Fig. 1); a memory unit (i.e., memory hub 110 of Fig. 1) configuring to store data used by said processor (See Fig. 1 and page 1, lines 10-13; i.e., wherein in fact that the computer including CPU, memory unit, MCU, and MCU controlling the flow of data into and out of memory unit implies said memory unit configuring to store data used by said processor); a memory control unit (i.e., memory control unit 120 of Fig. 1) configured to manage data flowing into and out of said memory unit (See page 1, lines 12-13); and a circuit board (See Fig. 1 and Fig. 2; i.e., in fact, all the components within said computer systems are fabricated on a circuit board, which is well known to one of ordinary skill in the art of personal computer system at the time the invention was made. Especially, AAPA teaches a part of circuit board routing geometry between said MCU and said memory unit, as shown in Fig. 2) comprising: a first signal line (i.e., signal line 150 of Fig. 2), formed on a first layer of said circuit board (e.g., surface layer on said circuit board) and connected between a first pin (i.e., pin 155 of Fig. 2) on said memory unit

Art Unit: 2112 RCE Final Office Action

and said memory control unit (See page 2, lines 3-8); and a second signal line (i.e., signal line 160 of Fig. 2) also formed on said first layer (e.g., said surface layer on said circuit board) of said circuit board and connected to said first pin on said memory unit (See page 2, lines 8-10), a first portion of said second signal line (i.e., "neck down" portion of signal line 160 of Fig. 2) at an acute angle (i.e., angle between neck down portions of the first and second signal lines in Fig. 2; Note the definition of the term "acute" in dictionary states -ending in a sharp point: as being or forming an angle measuring less than 90 degrees-, Merriam Webster's Colligiate Dictionary by Merriam-Webster, Inc.") relative to a first portion of said first signal line (i.e., "neck down" portion of signal line 150 of Fig. 2).

AAPA does not teach said circuit board comprising a second portion of said second signal line substantially parallel to a second portion of said first signal line; at least two layers formed in parallel to a surface of said circuit board, and wherein said first layer defines a non-grounded gap between said first and second portions of said first and second signal lines.

Perino discloses a circuit board (i.e., motherboard 110 of Fig. 1) comprising a second portion of a second signal line (e.g., a second half of trace 870 of Fig. 8, Example B) substantially parallel to a second portion of a first signal line (e.g., a second half of trace 880 of Fig. 8, Example B) with having substantially equal widths of said signal lines, and a distance (i.e., space) between said signal lines (i.e., 8 mils signal line in Fig. 8, Example B); at least two layers (e.g., signal traces' plane and a ground plane) formed in parallel to a surface (i.e., surface for the signal traces and pad contacts 1420 of Fig. 14) of said circuit board (See col. 4, lines 62-67), and wherein a layer (i.e., surface layer of motherboard 110 of Fig. 1) defines a nongrounded gap between a first portion and second portion of said first and second signal lines (i.e., a first and second half of respective traces 870 and 880 in Fig. 8, Example B; See Figs. 8 and 16, See col. 4, lines 66-67 and col. 7, lines 21-26; i.e., wherein in fact that a ground plane is on the backside of the motherboard, and those figures implies that a ground gap is not between said first portion and second portion of said first and second signal lines).

Art Unit: 2112

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have motivated to employ the concept of the line width and space determination, as disclosed by Perino, to said circuit board routing, as disclosed by AAPA, so as to make (1) a second portion of said first signal line and a second portion of said second signal line route with a separating distance, and (2) said signal line widths of said first and second signal lines are equal to the width of said separating distance for the determined impedance values, for the advantage of (1) eliminating reflected signals and signal deterioration caused by a mismatched impedance (See Perino, col. 5 lines 29-32), and (2) eliminating reflected signals and signal deterioration caused by a mismatched impedance (See Perino, col. 5 lines 29-32).

Referring to claim 4, Perino teaches said second portion of said first signal line (i.e., a second half of trace 880 of Fig. 8, Example B) and said second portion of said second signal line (i.e., a second half of trace 870 of Fig. 8, Example B) have substantially equal widths (i.e., 8 mils signal line in Fig. 8, Example B).

Referring to claim 5, Perino teaches said second portion of said first signal line (i.e., a second half of trace 880 of Fig. 8, Example B) and said second portion of said second signal line (i.e., a second half of trace 870 of Fig. 8, Example B) are separated by a perpendicular distance (i.e., a right angle distance with two signal lines, such as the shortest distance, 8 mils space in Fig. 8, Example B) substantially equal to said widths (i.e., 8 mils signal line in Fig. 8, Example B).

Referring to claim 6, AAPA, as modified by Perio, discloses all the limitations of the claim 6 including said width of said lines are each substantially equal to 5 mils (See AAPA, page 2, lines 7-9) except that does not teach said perpendicular distance separating said second portion of said lines are each substantially equal to 5 mils.

However, the claim 6 recites the subject matter "said perpendicular distance separating said second portion of said lines are each substantially equal to 5 mils" without any patentable advantage in the

Art Unit: 2112

RCE Final Office Action

specification (See the claim 6 and amended specification (filed on 14th of August, 2002) page 2, lines 8-20), such as the reason of 'substantially equal to 5 mils rather than 8 mils' with any patentable advantage. Therefore, the subject matter 'substantially equal to 5 mils' in the claim is not patentably significant since it at most relates to the width of space between said signal lines under consideration which is not ordinarily a matter of invention. *In re Yount, 36 C.C.P.A. (Patents) 775, 171 F2.2d 317, 80 USPQ 141.*

Referring to claim 7, AAPA disclose said memory unit is a Rambus device (See page 1, line 19 through page 2, line 2).

Referring to claim 8, the method steps of claim 8 are inherently performed by the apparatus of claim 1, and therefore the rejection of claim 1 applies to claim 8.

Referring to claim 11, the method steps of claim 11 are inherently performed by the apparatus of claim 4, and therefore the rejection of claim 4 applies to claim 11.

Referring to claim 12, the method steps of claim 12 are inherently performed by the apparatus of claim 5, and therefore the rejection of claim 5 applies to claim 12.

Referring to claim 13, the method steps of claim 13 are inherently performed by the apparatus of claim 6, and therefore the rejection of claim 6 applies to claim 13.

Referring to claims 14 and 16, the method steps of claims 14 and 16, are inherently performed by the apparatus of claim 1, respectively, and therefore the rejection of claim 1 applies to claims 14 and 16, respectively.

Referring to claim 17, the method steps of claim 17 are inherently performed by the apparatus of claim 4, and therefore the rejection of claim 4 applies to claim 17.

Referring to claim 18, the method steps of claim 18 are inherently performed by the apparatus of claim 5, and therefore the rejection of claim 5 applies to claim 18.

Referring to claim 19, the method steps of claim 19 are inherently performed by the apparatus of claim 6, and therefore the rejection of claim 6 applies to claim 19.

Art Unit: 2112

Page 6

RCE Final Office Action

Referring to claim 20, AAPA discloses a circuit board (See Fig. 1 and Fig. 2; i.e., in fact, all the components within said computer systems are fabricated on a circuit board, which is well known to one of ordinary skill in the art of personal computer system at the time the invention was made. Especially, AAPA teaches a part of circuit board routing geometry between said MCU and said memory unit, as shown in Fig. 2) for use in a computer system (Fig. 1) comprising: a memory unit (i.e., memory hub 110 of Fig. 1); a memory control unit (i.e., memory control unit 120 of Fig. 1); and a data bus connecting said memory control unit to said memory unit (i.e., bus between memory control unit 120 and memory hub 110 in Fig. 1) and comprising: a first signal line (i.e., signal line 150 of Fig. 2) formed on a first layer of said circuit board (e.g., surface layer on said circuit board) and connected to said memory control unit and to a first pin on said memory unit (See page 2, lines 3-8; i.e., connection between a pin 155 of Fig. 2 on memory unit 110 of Fig. 1 and memory control unit 120 of Fig. 1); and a second signal line (i.e., signal line 160 of Fig. 2) formed on said first layer (e.g., said surface layer on said circuit board) of said circuit board and also connected to said first pin connection on said memory unit (See page 2, lines 8-10), a first portion of said second signal line (i.e., "neck down" portion of signal line 160 of Fig. 2) at an acute angle (i.e., angle between neck down portions of the first and second signal lines in Fig. 2) relative to a first portion of said first signal line (i.e., "neck down" portion of signal line 150 of Fig. 2). AAPA does not teach said circuit board comprising a second portion of said second signal line substantially parallel to a second portion of said first signal line; at least two layers formed in parallel to a surface of said circuit board, wherein said width of said lines and a perpendicular distance separating said second portions of said lines are each substantially equal, and wherein said first layer defines a nongrounded gap between said first and second portions of said first and second signal lines. Perino discloses a circuit board (i.e., motherboard 110 of Fig. 1) comprising a second portion of a second signal line (e.g., a second half of trace 870 of Fig. 8, Example B) substantially parallel to a second portion

of a first signal line (e.g., a second half of trace 880 of Fig. 8, Example B) with having substantially equal

Art Unit: 2112

RCE Final Office Action

Page 7

widths of said signal lines, and a distance (i.e., space) between said signal lines (i.e., 8 mils signal line in Fig. 8, Example B); at least two layers (e.g., signal traces' plane and a ground plane) formed in parallel to a surface (i.e., surface for the signal traces and pad contacts 1420 of Fig. 14) of said circuit board (See col. 4, lines 62-67), wherein said width (i.e., 8 mils signal line in Fig. 8, Example B) of said lines (i.e., the portion of trace 870 and the portion of trace 880 in Fig. 8, Example B; Perino) and a perpendicular distance (i.e., a right angle distance with two signal lines, such as the shortest distance, 8 mils space in Fig. 8, Example B) separating said second portions of said lines are each substantially equal (i.e., 8 mils in Fig. 8, Example B), and wherein a layer (i.e., surface layer of motherboard 110 of Fig. 1) defines a non-grounded gap between a first portion and second portion of said first and second signal lines (i.e., a first and second half of respective traces 870 and 880 in Fig. 8, Example B; See Figs. 8 and 16, See col. 4, lines 66-67 and col. 7, lines 21-26; i.e., wherein in fact that a ground plane is on the backside of the motherboard, and those figures implies that a ground gap is not between said first portion and second portion of said first and second signal lines).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have motivated to employ the concept of the line width and space determination, as disclosed by Perino, to said circuit board routing, as disclosed by AAPA, so as to make (1) a second portion of said first signal line and a second portion of said second signal line route with a separating distance, and (2) said signal line widths of said first and second signal lines are equal to the width of said separating distance for the determined impedance values, for the advantage of (1) eliminating reflected signals and signal deterioration caused by a mismatched impedance (See Perino, col. 5 lines 29-32), and (2) eliminating reflected signals and signal deterioration caused by a mismatched impedance (See Perino, col. 5 lines 29-32).

Referring to claim 23, AAPA teaches said memory unit comprises a memory repeater hub (See page 1, line 12; i.e., memory hub 110 of Fig. 1).

Art Unit: 2112

RCE Final Office Action

Page 8

Referring to claim 24, AAPA teaches said memory unit comprises a memory repeater hub (See page 1, line 12; i.e., memory hub 110 of Fig. 1).

4. Claims 3 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Perino [US 6,160,716 A] as applied to claims 1, 4-8, 11-14, 16-20, 23 and 24 above, and further in view of Theus [US 4,904,968].

Referring to claim 3, AAPA, as modified by Perino, discloses all the limitations of the claim 3 except that does not teach third and fourth signal lines, on a second layer of said circuit board, different than said first layer.

Theus discloses a circuit board configuration for reducing signal distortion, wherein third and fourth signal lines (e.g., signal traces 26 and 32 in Fig. 4), on a second layer (e.g., signal layer 30 of Fig. 4) of said circuit board, different than a first layer (e.g., signal layer 20 of Fig. 4).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used said multiple layered circuit board, as disclosed by Theus, for said circuit board, as disclosed by AAPA, as modified by Perio, for the advantage of providing an improved circuit board for reducing signal distortion characteristics (See Theus, col. 4, lines 6-8).

Referring to claim 10, the method steps of claim 10 are inherently performed by the apparatus of claim 3, and therefore the rejection of claim 3 applies to claim 10.

Response to Arguments

- 5. Applicant's arguments filed on 19th of December 2003 (hereinafter the Response) have been fully considered but they are not persuasive.
- 6. In response to the Applicant's argument that the Examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made (e.g.,

Art Unit: 2112

RCE Final Office Action

Page 9

for the advantage of impedance matching), and does not include knowledge gleaned only from the applicant's disclosure (e.g., reducing the number of layers required to route signals the MCU and the memory unit by a factor of two, and reducing the production cost; See Application, page 4, lines 17-22), such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971). And, all the rejections under 35 USC §103(a) in the prior and the instant Office Action established a *prima facie* case of obviousness meeting the three basic criteria of the M.P.E.P. 2143.03 (8th ed. 2001). Furthermore, the Examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the Examiner has clearly pointed out rationale for appropriate combination of the references. Thus, the Applicant's argument on this point is not persuasive.

7. In response to the Applicant's argument with respect to "there is an express teaching in Perino stating that Perino's signal lines are not to be connected" on the Response page 10, line 7 through page 11, line 11, the Examiner believes that the Applicant misinterprets the claim rejection. In fact, the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference; nor is it that the claimed invention must be expressly suggested in any one or all of the references. Rather, the test is what the combined teachings of the references would have suggested to those of ordinary skill in the art. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981). In this case, AAPA teaches that said first signal line and said second signal line are formed on said circuit board and connected to said first pin on said memory unit, i.e., said signal lines are connected. Perino teaches claimed geometry of said signal lines, and the Examiner has clearly pointed out rationale for appropriate combination of the references AAPA and Perino (See Paragraph 3 of the instant Office

Art Unit: 2112

Page 10

RCE Final Office Action

Action, claim rejection under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Perino). Thus, the Applicant's argument on this point is not persuasive.

- 8. In response to the Applicant's argument with respect to "there are express teachings in Perino teaching away from a non-grounded gap between signal lines" on the Response page 11, line 12 through page 12, line 17, the Examiner believes that the Applicant misinterprets the claim rejection. In contrary to the Applicants' statement, the claim rejection under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Perino, is not depending on the embodiment Fig. 11 of Perino. Instead, it depends on the embodiment Fig. 8 of Perino, which is not Perino's invention, but a prior art disclosed by Perino as a background. And, said geometry of said signal lines in the prior art (i.e., Fig. 8, Example B) shows an advantage of eliminating reflected signals and signal deterioration caused by a mismatched impedance (See Perino, col. 5 lines 19-41). Therefore, the combination of AAPA and Perino with rationale for the proper combination suggests all of the limitations of the claims. Thus, the Applicant's argument on this point is not persuasive.
- 9. In response to the Applicant's argument with respect to "there is no suggestion to combine and/or a reasonable expectation of success founded in the prior art" on the Response page 21, line 18 through page 13, line 20, the Examiner respectfully disagrees. In fact, the Examiner refers to a prior art (i.e., Fig. 8, Example B) disclosed by Perino as a background, which is suggesting claimed geometry of said signal lines. In contrary to the Applicant's statement, said geometry of said signal lines in the prior art (i.e., Fig. 8, Example B in Perino) shows an advantage of eliminating reflected signals and signal deterioration caused by a mismatched impedance (See Perino, col. 5 lines 19-41). Therefore, the combination of AAPA and Perino with rationale for the proper combination suggests all of the limitations of the claims. Thus, the Applicant's argument on this point is not persuasive.

Art Unit: 2112

Page 11 RCE Final Office Action

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set

forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from

the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing

date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH

shortened statutory period, then the shortened statutory period will expire on the date the advisory action

is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later than SIX

MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should

be directed to Christopher E. Lee whose telephone number is 703-305-5950. The examiner can normally

be reached on 9:00am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark

H. Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this

application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should

be directed to the receptionist whose telephone number is 703-305-3900.

Christopher E. Lee

Examiner

Art Unit 2112

cel/ CEC

Technology Center 2100